Express Mail Label No. EK830777869US

		s. 146
UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity) (Only for new nonprovisional applications under 37 C.F.R. 1.53(b))	Docket No. POU9-1999-0183-US1	JC490 U. 09/65

### TO THE ASSISTANT COMMISSIONER FOR PATENTS

Box Patent Application Washington, D.C. 20231

Transmitted herewith for filing under 35 U.S.C. 111(a) and 37 C.R.F. 1.53(b) is a new utility patent application for an invention entitled:

]	Hig Mul	h Sp tipl	peed Software Driven Emulator Comprised of a Plurality of Emulation Processors With Improve exed Data Memory	:d
ar	ıd iı	ıveı	nted by:	
			William F. BEAUSOLEIL, R. Bryan COOK, Tak-kwong NG, Helmut ROTH, Peter TANNENBAUM, Lawrence A. THOMAS, and Norton J. TOMASSETTI	
	] C	ON ont	TINUATION APPLICATION, check appropriate box and supply the requisite information: inuation   Divisional Continuation-in-part (CIP) of prior application No.:	
ij1C	C	ont	inuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No.:	
Ĵ٦		n is ont	a: inuation □ Divisional □ Continuation-in-part (CIP) of prior application No.:	
	nclo	sec	d are: Application Elements	
Si	1.		☐ Filing fee as calculated and transmitted as described below	
hartes yes				
The first first the start that	۷.		☑ Specification having 12 pages and including the following:	
	a.	×	Descriptive Title of the Invention	
		×	Cross References to Related Applications (if applicable)	
	C.		Statement Regarding Federally-sponsored Research/Development (if applicable)	
	d.		Reference to Microfiche Appendix (if applicable)	
	e.	×	Background of the Invention	
	f.	$\boxtimes$	Brief Summary of the Invention	
	g.	×	Brief Description of the Drawings (if drawings filed)	
	h.	$\boxtimes$	Detailed Description	
	i.	×	Claim(s) as Classified Below	
	j.	$\boxtimes$	Abstract of the Disclosure	

# UTILITY PATENT APPLICATION TRANSMITTAL

(Large Entity)
(Only for new nonprovisional applications under 37 C.F.R. 1.53(b))

Docket No. POU9-1999-0183-US1

# **Application Elements (Continued)**

3.⊠	Dı	raw	ing(s) (when	necessary as presc	ribed by 35 USC 1	13)		
a.		F	ormal	Number of Sheets				
b.	×	in	formal	Number of Sheets	2			
4.		×	Oath or De	eclaration				
a.	$\boxtimes$	Ne	ewly execute	d (original or copy)		□ Unexecuted		
b.		C	opy from a p	rior application (37 C	CRF 1.63(d)) (for co	ontinuation/divisional application only)		
C.		W	ith Power of	Attorney	□ Without Pow	ver of Attorney		
		Sig	gned stateme	FINVENTOR(S) ent attached deleting 1.63(d)(2) and 1.33(l	ງ inventor(s) named ວ).	d in the prior application,		
5.		SL	ne entire disc upplied unde	ion By Reference (us closure of the prior a r Box 4b, is consider d is hereby incorpora	pplication, from whed as being part o	nich a copy of the oath or declaration is fithe disclosure of the accompanying		
6.			Computer	Program in Microfich	ne ( <i>Appendix</i> )			
<b>7</b> .			Nucleotide	and/or Amino Acid	Sequence Submiss	sion (if applicable, all must be included)		
<b>a</b> .		Pa	per Copy					
<b>b</b> .		Co	mputer Rea	dable Copy ( <i>identica</i>	l to computer copy	)		
		Statement Verifying Identical Paper and Computer Readable Copy						
				Accomp	anying Application	n Parts		
8.		×	Assignmen	t Papers ( <i>cover shee</i>	et & document(s))			
9.			37 CFR 3.7	73(B) Statement (wh	en there is an assi	gnee)		
10.			English Tra	inslation Document (	(if applicable)			
11.		×	Information	n Disclosure Stateme	ent/PTO-1449	☑ Copies of IDS Citations		
12.			Preliminary	Amendment				
13.		×	Acknowledg	gment Postcard				
14.		$\boxtimes$	Certificate of	of Mailing				
	Firs	st C	lass [	☑ Express Mail (Spe	ecify Label No.): _E	EK830777869US		

### **UTILITY PATENT APPLICATION TRANSMITTAL**

(Large Entity)
(Only for new nonprovisional applications under 37 C.F.R. 1.53(b))

Docket No. POU9-1999-0183-US1

### **Accompanying Application Parts (Continued)**

		7 7 6 11		,	
15. □ Ce	rtified Copy of Prio	rity Document(s) (	(if foreign priority i	is claimed)	
16. □ Add	ditional Enclosures	(please identify b	pelow):		
No.		Fee Calculation	and Transmittal		
		CLAIMS A	S FILED		
FOR	#FILED	#ALLOWED	#EXTRA	RATE	FEE
Total Claims	4	- 20 =	0	x \$18.00	\$0.00
Indep. Claims	2	- 3 =	0	x \$78.00	\$0.00
Multiple Depe	ndent Claims (cl	neck if applicab	le) 🗆		\$0.00
		,		BASIC FEE	\$690.00
OTHER FEE (s	specify purpose				
			TOT	AL FILING FEE	\$690.00
☐ The Commis  as described ☐ Charge ☐ Charge ☐ Charge	d below. A duplicate the amount of \$6 any overpayment. e any additional fili	uthorized to charg te copy of this sho 90.00 as filing fee ng fees required to in 37 C.F.R. 1.18	eet is enclosed. e. under 37 C.F.R. 1	.16 and 1.17. the Notice of Allow	
Dated: Septemb	per 6, 2000			ourger, Attorney 27	

Intellectual Property Law 2455 South Rd., M/S P386 Poughkeepsie, NY 12601 Phone: (845) 433-1174

Fax: (845) 432-9786

Docket Number: POU9-1999-0183-US1

HIGH SPEED SOFTWARE DRIVEN EMULATOR COMPRISED OF A PLURALITY OF EMULATION PROCESSORS WITH IMPROVED MULTIPLEXED DATA MEMORY

#### APPLICATION FOR

#### UNITED STATES LETTERS PATENT

"Express Mail" Mailing Label No.: EK830777869US

Date of Deposit: September 6, 2000

I hereby certify that this paper is being deposited with the United States Postal Service as "Express Mail Post Office to Addressee" service under 37 CRF 1.10 on the date indicated above and is addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.

Name: Billy R. Stacy

Signature:

Billy R. Stacy

INTERNATIONAL BUSINESS MACHINES CORPORATION

Title: HIGH SPEED SOFTWARE DRIVEN EMULATOR COMPRISED OF A PLURALITY OF EMULATION PROCESSORS WITH IMPROVED MULTIPLEXED DATA MEMORY Cross Reference to Related Applications: 5 The following copending applications, assigned to the assignee of the present invention, contain common disclosure and are incorporated herein by reference in their entireties: "High Speed Software Driven Emulator Comprised of a Plurality of Emulation Processors with Improved Board-to-Board Interconnection 10 Cable Length Identification System," Serial No. , filed , (Attorney Docket No. POU9-2000-0045-US1).

"High Speed Software Driven Emulator Comprised of a Plurality of Emulation Processors with an Improved Maintenance Bus that Streams Data at High Speed," Serial No. \_\_\_\_\_, filed , (Attorney Docket No. POU9-2000-0046-US1).

"High Speed Software Driven Emulator Comprised of a Plurality of Emulation Processors with a Method to Allow High Speed Bulk Read/Write Operation Synchronous DRAM While Refreshing the Memory," Serial No. \_\_\_\_\_, filed \_\_\_\_\_, (Attorney Docket  $\square_{20}$  No. POU9-2000-0047-US1).

"High Speed Software Driven Emulator Comprised of a Plurality of Emulation Processors with a Method to Allow Memory Read/Writes Without Interrupting the Emulation," Serial No. \_\_\_\_\_, filed , (Attorney Docket No. POU9-2000-0048-US1).

25

100

ű gì

gi

Roll Hill Hill Hill and the time

15

Field of the Invention:

This invention relates to a software driven emulator comprised of a large plurality of processors operating in parallel with each capable of performing a logic function under program control, and 5 more particularly to a space efficient data and input memory stack shared by a cluster of processor.

#### Trademarks:

S/390 and IBM are registered trademarks of International Business Machines Corporation, Armonk, New York, U.S.A. and Lotus is a registered trademark of its subsidiary Lotus Development Corporation, an independent subsidiary of International Business Machines Corporation, Armonk, NY. Other names may be registered trademarks or product names of International Business Machines Corporation or other companies.

## 事 了15 Background:

Mr. 473

ja i

And the first that

The usefulness of software driven emulators has increased enormously with growth in the complexity of integrated circuits. Basically, an emulation engine operates to mimic the logical design of a set of one or more integrated circuit chips. 20 emulation of these chips in terms of their logical design is highly desirable for several reasons. The utilization of emulation engines has also grown up with and around corresponding utilization of design automation tools for construction and design of integrated circuit chip devices. 25 particular, as part of the input for the design automation process, logic descriptions of the desired circuit chip functions are provided. The existence of such software tools processing these descriptions in the design process is well

100 cm Him And Him I Man aller den 

suited to the utilization of emulation engines which electrically configured to duplicate the same logic function that is provided by a design automation tool.

Utilization of emulation devices permits testing and verification 5 via electrical circuits of logic designs before these designs are committed to a so-called "silicon foundry" for manufacture. input to such foundries is the functional logic description required for the chip and its output is initially a set of photolithographic masks which are then used in the manufacture of 10 the desired electrical circuit chip device. Verifying that logic designs are correct in the early stage of chip manufacturing eliminates the need for costly and time-consuming second passes through a silicon foundry.

Another advantage of emulation systems is that they provide a 15 device that makes possible the early validation of software meant to operate the emulated chips. Thus, software can be designed, evaluated and tested well before the time when actual circuit chips become available. Additionally, emulation systems can also simulator-accelerator devices thus operate as providing high-speed simulation platform.

Emulation engines of the type contemplated by this invention contain an interconnected array of emulation processors (EP). Each emulation processor (hereinafter, also sometimes simply referred to as "processor") can be programmed to evaluate logic 25 function (for example, AND, OR XOR, NOT, NOR, NAND, etc.). program driven processors operate together as an interconnected unit, emulate the entire desired logic design. However, as integrated circuit designs grow in size, more processors are required to accomplish the emulation task. 30 aim, therefore, is to increase the capacity of emulation engines

25.25 25.15 25.17 15 15 

in order to meet the increasingly difficult task of emulating more and more complex circuits and logic functions by increasing the number of emulation processors in each of its modules.

For purposes of better understanding the structure and operation 5 of emulation devices generally, and this invention particularly, United States Patent No. 5,551,013 and patent application Serial No. 09/373,125 filed August 12, 1999 and assigned to the assignee of this application are hereby incorporated herein by reference.

10 Patent No. 5,551,013 shows an emulation module having multiple (e.g. 64) processors. All processors within the module are identical. The sequencer and the interconnection network occur only once in a module. The control stores hold a program created by an emulation compiler for a specified processor. memory, which is the subject of this invention, holds data and inputs previously generated and is addressed by fields in a corresponding control word to locate the bits for input to the processor logic element. During each step of the sequencer an emulation processor emulates a logic function according to the emulation program. The data flow control interprets the current control word to route and latch data within the processor. node-bit-out signal from a specified processor is presented to the interconnection network where it is distributed to each of the muliplexors (one for each processor) of the module. The node 25 address field in the control word allows a specified processor to select for its node-bit-in signal the node-bit-out signal from any of the processors within its module. The node bit is stored in the input stack on every step. During any operation the node-bit-out signal of a specified processor may be accessed by 30 none, one, or all of the processors within the module.

Data routing within each processor's data flow and through the interconnection network occurs independently of and overlaps the execution of the logic emulation function in each processor. Each control store stores control words executed sequentially 5 under control of the sequencer and program steps associated module. Each revolution of the sequencer causes the step value to advance from zero to a predetermined maximum value and corresponds to one target clock cycle for the emulated design. A control word in the control store is simultaneously 10 selected during each step of the sequencer. A logic function operation is defined by each control word.

Each of these emulation processors has an execution unit for processing multiple types of logic gate functions. emulation processor switches from a specified one logic gate function to a next logic gate function in a switched-emulation sequence of different gate functions. The switched-emulation sequence of each of the processors thus can emulate a subset of gates in a hardware arrangement in which gates are of any type that the emulation processors functionally represent for a \$\frac{1}{2}0\$ sequence of clock cycles. The processors are coupled by a like number of multiplexors having outputs respectively connected to emulation processors of the а module and having respectively connected to each of the other emulation processors. The bus connected to the multiplexors enables an output from any 25 emulation processor to be transferred to an input of any other of the emulation processors. In accordance with the teachings of the pending application, the basic design of the 5,551,013 patent is improved by interconnecting processors into clusters. the processors interconnected in clusters, the evaluation phases 30 can be cascaded, and all processors in a cluster perform the setup and storing of results in parallel. This setup includes routing of the data through multiple evaluation units for the

evaluation phase. For most efficient operation, the input stack and data stack of each processor must be stored in shared memory within each cluster. Then, all processors perform the storage phase, again in parallel. The net result is multiple cascaded 5 evaluations performed in a single emulation step. processor in a cluster can access the input and data stacks of every other processor in the cluster and the less space on each chip for the functions that support the processor operation, particularly the memory functions. While 10 emulation processor described in the co-pending application has obvious advantages, as more and more components are placed on a single ET 4 chip, the availability of real estate on the chip becomes more and more a factor in the successful realization of an advanced emulation processor design.

15 Summary of the Invention:

An object of this invention is the provision of an emulation processor cluster input and data stack memory that makes more efficient use of the silicon real estate as compared with prior art emulation processor cluster designs.

20 Briefly, this invention contemplates the provision of an emulator processor cluster in which the read ports of a shared input and data memory stack are time multiplexed to serve more than one processor. In an exemplary embodiment of the invention, a 256 x 8 memory array serves as the shared memory for four processors in a cluster. Two read ports are time multiplexed among the four processors in the cluster. On one read cycle, data from the two read ports is coupled to two processors. The next read cycle reads data from the same two ports to the remaining two POU9-1999-0183-US1

 processors. In the preferred embodiment, the memory operates at twice the system clock speed so that overall emulation process execution time is not effected.

Brief Description of the Drawings:

5 The foregoing and other features and advantages of the invention will be described with reference to the accompanying drawings. In the drawings, like reference numbers generally indicate identical, functionally similar, and/or structurally similar elements. Also in the figures, the left most digit of each reference number corresponds to the figure in which the reference number is first used.

Figure 1 is a block diagram of a four processor cluster of the type more fully described in copending application serial no. 09/373,125, and included here to illustrate the technology state from which this invention departs.

Figure 2 is a block diagram of the cluster of Figure 1 (shown in less detail than in Figure 1) with multiplexed read port input and data memory in accordance with the teachings of this invention.

20 Detailed Description of the Invention:

Referring now to Figure 1, as described more completely in application serial no. 09/373,125, each cluster of four processors (Processor0, Processor1, Processor2 and Processor3) has a shared data and input memory stack to which and from which each processor in the cluster can write and read. In this exemplary emulation processor, the memory stack has 256

 $\mathbb{Z}_{3}^{2}$ Q° W. W. W. Ţ, 1...18 H...18

addressable eight- bit words. Each processor has four read ports for reading an eight-bit word from the data memory comprised of address inputs RAO; RA1; RA2; and RA3 and corresponding inputs to the four eight-to-one multiplexers whose select inputs are TACO; 5 TAC1; TAC2 and TAC3 respectively. On each clock cycle, the inputs of the eight-to-one multiplexer of each of the four processors receives an eight-bit word from the memory. While generally satisfactory, there are a large number of processors (e.g. 64) and a correspondingly large number of memory stacks on a single 10 ET 4 emulator chip. Silicon real estate is in short supply and the stack memory output ports take up a lot of area on the chip.

Referring now to Figure 2, in accordance the teachings of the invention, the read ports of the data and input memory stack are \$\frac{1}{4}15\$ time multiplexed and the memory has only sets of two read ports to serve four processors, in this specific embodiment. So that the overall emulation process is not slowed, a memory stack read is carried out at twice the system clock speed. On one memory cycle, multiplexer 10 connects set A read address ports RAO, RA1, RA3 to address inputs for processor PΟ corresponding four outputs as inputs to the four eight-to-one multiplexers of processor PO. Similarly, on this same memory cycle, multiplexer 12 connects set B read address ports to address inputs for processor P1 and the corresponding four 25 outputs as inputs to the four eight-to-one multiplexers of processor P1. On the next clock cycle, multiplexer 10 connects the set A read ports to address inputs for processor P2 and the corresponding four outputs as inputs to the four eight-to-one multiplexers of processor P2. Also multiplexer 12 connects the 30 set B read ports to address inputs for processor P3 and the corresponding four outputs as inputs to the four eight-to-one multiplexers of processor P3.

It will be appreciated that the teachings of this invention can be readily applied where there are eight processors in the cluster. Eight processors in a cluster can be time multiplexed to share four read ports, while the read clock for the memory operates at two times the system clock. If the memory clock is operated at four times the system clock, the memory can be multiplexed so that two ports can serve all eight processors without slowing the emulation process.

While the preferred embodiment to the invention has been 10 described, it will be understood that those skilled in the art, both now and in the future, may make various improvements and enhancements which fall within the scope of the claims which follow. These claims should be construed to maintain the proper protection for the invention first described.

#### What is claimed is:

- 1 Claim 1. A software driven emulation engine comprising, in
- 2 combination:
- a plurality of modules, each of said modules
- 4 including a plurality of processors organized in clusters,
- 5 each cluster comprised of a plurality of processors that
- 6 access a data memory;
- 7 a time division multiplexer coupling a set of read
- 8 ports of said data memory to a set of read addresses of one
- 9 processor of said cluster during one read cycle of said data
- 10 memory and coupling said set of read ports of said data
- 11 memory to a set of read addresses of another processor of
- 12 said cluster during the next read cycle of said memory.
- 1 Claim 2. A software driven emulation engine as in claim 1
- 2 wherein said data memory operating clock rate for read
- 3 operations is twice the operating clock rate of said module.
- 1 Claim 3. A software driven emulation engine comprising in
- 2 combination:
- a plurality of modules, each of said modules
- 4 including a plurality of processors organized in clusters,
- 5 each cluster comprised of a plurality of processors that
- 6 access a data memory;
- 7 a first time division multiplexer coupling a first
- 8 set of read ports of said data memory to a set of read
- 9 addresses of a first processor of said cluster during one
- 10 read cycle of said data memory and coupling said first set
- 11 of read ports of said data memory to a set of read addresses
- 12 of a second processor in said cluster during the next read
- 13 cycle of said memory;
- 14 a second time division multiplexer coupling a
- 15 second set of read ports of said data memory to a set of POU9-1999-0183-US1

read addresses of a third processor of said cluster during said one read cycle of said data memory and coupling said second set of read ports of a set of read addresses of a fourth processor in said cluster during said next read cycle of said memory.

Claim 4. A software driven emulation engine as in claim 3 wherein said data memory operating clock rate for read operations is twice the operating clock rate of said module.

POU9-1999-0183-US1

1 2

The Performance of the Performan


TITLE: HIGH SPEED SOFTWARE DRIVEN EMULATOR COMPRISED OF A PLURALITY OF EMULATION PROCESSORS WITH IMPROVED


MULTIPLEXED DATA MEMORY

Abstract of the Disclosure:

input and data memory stack are time multiplexed to serve more than one processor. In an exemplary embodiment of the invention, a 256 x 8 memory array serves as the shared memory for four processors in a cluster. Two read ports are time multiplexed among the four processors in the cluster. On one read cycle, data from the two read ports is coupled to two processors. The next read cycle reads data from the same two ports to the remaining two processors. In the preferred embodiment, the memory operates at twice the system clock speed so that overall emulation process execution time is not effected.

BEAUSOLEIL et al.





# DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

## As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name. I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural

	tha invantion ant	t matter which is claime itled HIGH SPEED SOFTWAR PROCESSORS WITH IMPROVE	E DETARM PROFILE
the specification of	which (check one	)	
or PCT Interna and was amende	as Un tional Applicatio d on		
identified specifica referred to above. Trademark Office all as defined in 37 CFR	tion, including of acknowledge the information know Section 1.56.	nd understand the conten laims, as amended by any duty to disclose to the m to me to be material t	U.S. Patent and patentability
section 365(b) of an certificate, or Sect designated at least	y foreign application 365(a) of any one country other below any foreig	its under 35 U.S.C. Sect tion(s) for patent or in PCT International applithan the United States, application for patent lication having a filing is claimed.	cation which listed below and or inventor's date before that
or one of the		I	riority Claimed
(Number)	Country)	(Day/Month/Year Filed)	Yes No
			Yes No
(Number)	Country)	(Day/Month/Year Filed)	
I hereby claim the be provisional applicat	enefit under 35 l ion(s) listed bel	J.S.C. Section 119(e) of low.	any United States
(Application Number)	<del></del>	(Filing Date)	·
(Application Number)		(Filing Date)	
I hereby claim the happlication(s), or Sidesignating the Unit of each of the claim States or PCT Interparagraph of 35 U.S.	penefit under 35 Usection 365(c) of the sapplicational application as defined in 3 date of the prior	J.S.C Section 120 of any any PCT International and below and, insofar as action is not disclosed in its manner provided acknowledge the duty to TCFR Section 1.56(a) who application:	the subject matter n the prior United ed by the first o disclose ich occurred
(Appl. Serial No.)	(Filing Date)	(Status)(patented	, pending, abandoned)
(Appl. Serial No.)	(Filing Date)	(Status)(patented	, pending, abandoned)
			C 13

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith:

# ADDED PAGE TO COMBINED DECLARATION AND POWER OF ATTORNEY FOR SIGNATURE BY FIRST AND SUBSEQUENT INVENTORS

Lynn L. Augspurger, Reg. No. 24,227; Lawrence D. Cutter, Reg. No. 28,501; Marc A. Ehrlich, Reg. No. 39,966; Floyd A. Gonzalez, Reg. No. 26,732; William A. Kinnaman, Jr., Reg. No. 27,650; Lily Neff, Reg. No. 38,254; William B. Porter, Reg. No. 33,135; Christopher A. Hughes, Reg. No. 26,914; Edward A. Pennington, Reg. No. 32,588; John E. Hoel, Reg. No. 26,279; Joseph C. Redmond, Jr., Reg. No. 18,753; Andrew J. Wojnicki, Jr., Reg. No. 43,995 Richard L. Aitken, Reg. No. 18,791; Clifton E. McCann, Reg. No. 29,565, John P. Shannon, Reg. No. 29,276; Laurence J. Marhoefer, Reg. No. 21,091; Andrew C. Aitken, Reg. No. 36,729; and Ralph P. Albrecht, Reg. No. 43,466.

Send Correspondence to:

Citizenship: German

Post Office Address: Same as above

Laurence J. Marhoefer

VENABLE

P. O. Box 34385

Washington, D.C. 20045-9998

Telephone:

(202) 962-4800

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of sole or first inventor: William F. BEAUSOLEIL	8/31/2000
Signature: Date:	8/31/2000
Residence: 21 Bykenhulle Road, Hopewell Junction, New York 12533	•
Citizenship: United States	
Post Office Address: Same as above	
Full Name of second joint inventor: Bryan R. cook R. Bryan Cook	१०८
Signature: R Bu Col	9/5/2000
Residence: 29 Round Hill Road, Poughkeepsie, New York 12603	
Citizenship: United States	
Post Office Address: Same as above	
Full Name of third joint inventor: Tak-kwong NG  Signature: Date:  Residence: 118 Roosevelt Road Hyde Park, New York 12538  Citizenship: United States  Post Office Address: Same as above	831/2000
Full Name of fourth joint inventor: Helmut ROTH  Signature: Date:  Residence: 69 Dakota Drive, Hopewell Junction, New York 12533	9/1/2000

Docket No: POU9-1999-0183-US1

Page 3 of 3

### ADDED PAGE TO COMBINED DECLARATION AND POWER OF ATTORNEY FOR SIGNATURE BY FIFTH AND SUBSEQUENT INVENTORS

Full Name of fifth joint inventor: Peter TANNENBAUM	, ,
Signature: Veter Januarbaum Date: 8/	31/2000
Residence: Woodstock, New York	·
Citizenship: United States	
Post Office Address: P. O. Box 172, Woodstock, New York 12498	
Full Name of sixth joint inventor: Lawrence A. THOMAS	
2 1/1	1.
Signature: Jewlerce a. Morras Date: 1/1	12000
Residence: 100 Pleasant Ridge Drive, West Hurley, New York 12491	/
Citizenship: United States	
Post Office Address: Same as above	
Full Name of seventh joipt inventor: Norton J. TOMASSETTI	
	<i>i</i> /
Signature: Vorton Tomassell Date: 9/	1/2000
Residence: 169 Parsell Street, Kingston, New York 12401	
Citizenship: United States	
Post Office Address: Same as above	